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Abstract—DC electric springs (DCES) are emerging technolo-
gies for the (i) regulation of mains voltage against the intermittent
renewable generations and (ii) harmonic cancellation in DC
microgrids. When conventional converter topologies (e.g., half-
bridge or full-bridge converter) are adopted as DCES, the battery
storage of the DCES has to process both the DC power and
the AC harmonic power. The pulsating AC power can severely
reduce the lifetime of battery. To address this issue, a hybrid-
DCES (H-DCES) is proposed in this paper to perform (i) and
(ii) in a decoupled manner. With a modified topology and control
method, the H-DCES can divert the AC current to the ground and
retains the function of manipulating non-critical load (NCL) for
DC voltage regulation. The immediate benefits of this H-DCES
are the reduction of storage capacity and a prolonged lifetime
of battery. Both the operating principle and the mathematical
model of the proposed H-DCES are analyzed in the paper.
A prototype of the H-DCES is practically tested in a 48 V
DC grid. The experimental results show that the H-DCES can
realize the decoupled operation of DC voltage regulation and
harmonic cancellation. Simulation studies further demonstrate
that H-DCES requires less storage capacity than its counterparts.
Index Terms—Smart load, distributed power systems, power
decoupling, stability, DC grids, active power filter.
NOMENCLATURE
∆d Difference between Dp and Dn
ω Angular frequency of the harmonic power.
ωCi Bandwidth of GPR.
ωi Resonant angular frequency of GPR.
ϕ Initial phase angle of ism
Ah Amplitude of dp.
C3 Output capacitor of the H-DCES.
Cmin Minimum required capacitance of C1 and C2.
dml Lower margin of the duty ratio.
dmu Upper margin of the duty ratio.
Dn Duty ratio of the bridge arm n.
Dp Duty ratio of the bridge arm p.
Ebh Energy of capacitor C2.
Eth Energy of capacitor C1.
fHPF Cut-off frequency of the high-pass filter GHPF .
fLPF Cut-off frequency of the low-pass filter GLPF .
GHPF Transfer function of the high-pass filter.
GPI Transfer function of the proportional-integral con-
troller.
GPR Transfer function of the quasi-proportional-resonant
controller.
Ico Current of the non-critical load RNC .
imaxc Maximum current of the DC-link capacitor when
C1 = C2 = Cmin.
Idis Current disturbances in the DC grid.
Iho Current of the inductor Lh.
Inc Current of the inductor LNC .
Ism Current flowing through the H-DCES.
Itb Current flowing through the battery.
KP Proportional gain of GPR.
KRi Resonant gain of GPR .
lHF ve to vmo open-loop transfer function.
Lh Output filter inductor for the harmonic current.
lLB VE to VMO open-loop transfer function.
LNC Output filter inductor for the non-critical load current.
ph Harmonic power.
PmaxH Amplitude of the harmonic power.
PNC Power of the non-critical load RNC .
rh Parasitic resistance of the inductor Lh.
rNC Parasitic resistance of the inductor LNC .
S Vector of the switching variable Sx.
Sx Switching variable, Sx = {0, 1} denotes the off and
on states of the switch x.
T1∼5 Transfer functions of the H-DCES.
Th Period of the harmonic current ism.
Vbh Voltage of the capacitor C2.
VB Voltage of the DC-link battery.
Vco Voltage of the non-critical load RNC .
V nomco Nominal voltage of the non-critical load.
Ve Voltage error between Vref and Vmo.
VF Maximum absolute DC offset of VMC .
Vho Voltage of the inductor Lh.
Vmc Voltage of the capacitor C3.
Vmo Voltage at the point of common coupling m.
Vnc Voltage of the inductor LNC .
Vn Voltage of the equivalent voltage source of bridge arm
n.
Vp Voltage of the equivalent voltage source of bridge arm
p.
Vref Reference voltage of Vmo.
Vs Voltage of the DC supply.
Vth Voltage of the capacitor C1.
Zsys Impedance of the DC grid.
In this paper, unless otherwise noted, the capitalized variables
with lower-case subscripts denote the combination of DC and
AC signals, while the all-uppercase and all-lowercase variables
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denote pure DC and pure AC signals, respectively.
I. INTRODUCTION
DC microgrids have been considered as a promising grid
system to host the increasing amount of electronic loads (ELs)
and renewable energy sources (RESs) [1]. Its advantages of
needing fewer power processing stages for DC power delivery,
easy integration of RES and simple control of power flows can
enhance the conversion efficiency, reliability, and profit margin
of the grid. Nevertheless, large penetration of intermittent
RES and converter-interfaced ELs can cause voltage instability
issues in forms of (i) DC voltage fluctuation and (ii) voltage
harmonics at the point of common coupling (PCC).
Reported technologies of alleviating the voltage fluctuation
at PCC can be generally categorized into (a) implementa-
tion of battery energy storage system (BESS) [2]–[4], (b)
generation side management (GSM) [5]–[7] and (c) demand
side management (DSM) [8], [9]. The BESS is effective in
buffering the intermittent generation of RES but is expen-
sive and environmentally detrimental. For GSM, although
the curtailment of the peak generation of RES can alleviate
the over-voltage condition and reduce the necessary storage
capacity, the operation of RES away from the maximum power
point (MPP) works against the objective of harvesting the
most clean energy and increases the payback time. The DSM
is a cost-effective solution that can potentially achieve the
most significant reduction of storage capacity via the active
adjustment of certain adaptive loads to follow the availability
of generations [10]. Typical implementations include time-of-
use (TOU) tariff, load scheduling and different configurations
of smart load [9].
Active power filters (APF) can accurately compensate the
harmonics with programmable equivalent impedance and re-
duced passive component size [11]. One way of implementa-
tions is to integrate the APF function into existing available
power converters in DC grid by adding ancillary circuits (extra
reactive components or switches [12]–[14]) and modifying the
corresponding control algorithms [15]. These methods enable
multiplex use of power circuits and hence reduces component
counts. However, the system reliability can be affected due
to reduction of circuit redundancy. The other approach is to
deploy dedicated power converters for power conditioning.
Both series APF [16] and shunt APFs in different topologies
(buck [17], buck-boost [18], [19] and isolated converter [20])
have been reported. These solutions guarantee a sufficient
redundancy for the system. However, both the integrated and
the dedicated APF solutions use small capacitors to store the
harmonic power and cannot provide a long-term real power
support. Therefore, in most reported works [12], [13], [16]–
[18], [20], their functions are limited to reduce harmonic
ripples.
DC electric springs (DCES) have been proposed as an on-
site voltage regulation technology for DC microgrids [21]–
[23]. It includes a series type (series ES shown in Fig. 1(a)),
which is essentially a bipolar-voltage-output and bidirectional-
current-flow converter connected in series with a non-critical
load (NCL), and shunt type (shunt ES shown in Fig. 1(b)),
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Fig. 1. Circuit schematics of (a) Series ES and (b) Shunt ES.
TABLE I
A COMPARISON BETWEEN SERIES AND SHUNT ESS
Series ES Shunt ES
Voltage
regulation
X Real-time DSM
X Storage reduction × Incapable of DSM
Harmonic
cancellation
× Power consuming
× NCL-dependent
× Battery absorbing
harmonics
X Consume little power
× Battery absorbing
harmonics
which is a unipolar-voltage-output and bidirectional-current-
flow converter directly connected to PCC. Both types of DCES
can provide a long-term real power support and perform the
harmonic cancellation. Their performances in regulating PCC
voltage are concluded in Table I. In the concurrent operations
of (i) DC voltage regulation and (ii) harmonic cancellation, the
batteries of both types of DCES have to store the pulsating
harmonic power, which will shorten the lifetime of batteries
[24]–[27]. In this paper, a new version of the DCES termed
as the hybrid-DCES (H-DCES) is proposed to overcome this
drawback by decoupling the operations of (i) and (ii). With a
simple linear controller, the H-DCES can reduce the storage
capacity by retaining the core function of real-time DSM,
and extend the lifetime of batteries by diverting the harmonic
currents from the battery branch to the ground.
II. OPERATING PRINCIPLES AND LIMITATIONS OF THE
H-DCES
A. Basic Operating Principles
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Fig. 2. Schematics of (a) H-DCES and (b) Equivalent circuit of (a).
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Fig. 2(a) shows the circuit schematic of the proposed H-
DCES. Different nodes are denoted to indicate the current di-
rection and voltage polarity. The H-DCES has three terminals,
namely, the m-node connected to the PCC, c-node connected
to the anode of the NCL, and o-node connected to the ground.
The unstable DC source Vs consists of a time-varying voltage
VS and a harmonic-ripple voltage vs, which can be expressed
as
Vs = VS + vs (1)
Critical loads (CLs) connected at the PCC are not considered
at the moment. The H-DCES will regulate Vmo to track the
reference voltage Vref to provide a tightly regulated voltage
for CLs against the disturbance from Vs. There are two small
storage capacitors (C1 and C2) at the DC-link of the H-DCES.
One additional inductor Lh is installed between h-node and
o-node to provide an alternative path for the harmonic current.
Define the switching variable S = [S1, S2, S3, S4], where
Sx = {0, 1} denotes the off and on states of the switch and
x = 1 to 4 is the switch number. The four switching states of
the H-DCES are illustrated in Fig. 3.
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Fig. 3. Switching states of the proposed H-DCES.
The duty ratios of bridge branches p (S1 and S2) and n (S3
and S4) are defined as Dp and Dn. Then, the KVL functions
along loops of cntho and mptho can be written as{
Vco = DnVth + (1 −Dn)(Vth − VB) + Vho − Vnc
Vmo = DpVth + (1−Dp)(Vth − VB) + Vho
(2)
Rearranging (2) leads to{
Vco = Vth + (Dn − 1)VB + Vho − Vnc
Vmo = Vth + (Dp − 1)VB + Vho
(3)
By averaging all variables over a switching cycle Ts, the
equivalent circuit of Fig. 2(a) can be derived as shown in Fig.
2(b). Since the equivalent series resistances (ESRs) of the film
capacitors are very small, they are neglected in the subsequent
analysis. According to (3). The two bridge branches can be
replaced by two controllable voltage sources Vp and Vn, which
can be mathematically expressed as
Vp,n = (Dp,n − 1)VB (4)
Considering the ESRs of inductors, the KVL function along
the loop of mpnc as shown in Fig. 2(b) can be derived as
Vmc = LNC
dInc
dt
+ rNCInc + Vp − Vn
= LNC
dInc
dt
+ rNCInc + (Dp −Dn)VB
(5)
The power of NCL can be expressed as
PNC =
(Vmo − Vmc)
2
RNC
(6)
Similarly, the KVL function along the loop of mtho can be
derived as
Vmo = Lh
dIho
dt
+ rhIho + (Dp − 1)VB + Vth (7)
The current of Ism drawn by H-DCES from the system can
be written as
Ism = Ico + Iho
= C3
dVmc
dt
+ Inc + Iho
(8)
Equation (5) to (7) can be used to analyze the fundamental
operating principles of the DC voltage regulation and the de-
coupled harmonic cancellation: (a) Equation (5) indicates that
the error of duty ratio ∆d = Dp −Dn can be used to control
the DC voltage VMC . Equation (6) further indicates that VMC
can be used to manipulate the power of NCL to follow the
availability of generation. Such a “demand-following-supply”
operation can help to regulate the DC voltage fluctuation
induced by the RES at the PCC; (b) the operation of harmonic
cancellation of H-DCES can be analyzed by using (7). Dp can
be used to modulate the current flowing through inductor Lh.
Once Iho is controlled to follow the harmonic current amidst
Ism, the harmonics in the mains voltage can be removed.
When both functions are simultaneously activated, the op-
erating states of the circuit can be expressed by (9).

ISM = INC = ICO
ism = iho = C1
dVth
dt
+ C2
dVbh
dt
(9)
The resonance among C1, C2 and Lh will divert ism to the
ground. In the meantime, the voltage variation of VMO is
compensated by the active adjustment of INC .
B. Operating Boundary
According to the volt-second balance of Lh,
diho
dt
=


Vmo − Vth
Lh
< 0, when S1 = 1
Vmo − Vth + VB
Lh
> 0, when S2 = 1
. (10)
Since vmo is negligible compared with VMO , the limitations
of Vth and Vbh can be derived from (10) as{
VMO < Vth < VMO + VB
VMO − VB < Vbh < VMO
. (11)
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By applying small-signal analysis on (7) and neglecting the
DC voltage drop on inductor Lh, (7) can be decoupled as

VTH = VMO + (1−DP )VB (12a)
vth = vmo − Lh
diho
dt
− rhiho − dpVB (12b)
In (12b), vmo and rhiho are negligible as compared with other
terms. Thus, dpVB can be modulated to make C1, C2 and Lho
resonate at the harmonic frequency. By doing so, the harmonic
power will be stored in C1, C2 and Lh. According to (11) and
(12), a phasor diagram can be plotted as shown in Fig. 4(a) to
illustrate the operation principle of the harmonic cancellation
of the H-DCES. The black circle shows the operating range
of the H-DCES for harmonic cancellation. The radium of
the circle is determined by Vth. The centre of the circle is
determined by (1−DP )VB . The upper and lower boundaries
indicated by the two red lines are derived from (11). In the
modulation of Dp, the operating range (black circle) cannot
exceed both the upper and lower boundaries (red boundaries)
in order to comply with (11).
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Fig. 4. Illustrations of (a) The phasor diagram for the operation of harmonic
cancellation and (b) Dn,p in the decoupled operation of the H-DCES.
When performing the harmonic cancellation, Dp can be
expressed as
Dp = DP +Ah sin(
2pi
Th
t+ ϕ) (13)
where Th and ϕ are the period of ism and the initial phase
angle, respectively.
In the decoupled operation, ∆d = Dp − Dn will be a
DC signal and Dp,n can be plotted as shown in Fig. 4(b).
Considering 0 ≤ Dp,n ≤ 1, it can be derived that
dmu + dml + 2Ah +∆d = 1 (14)
where dmu and dml are respectively the upper and lower
margins of the duty ratio. When ∆d is fixed, Ah will have a
margin of dmu + dml
2
for processing harmonic power. When
Ah is fixed, ∆d will have a margin of dmu + dml to adjust
VMC . To enhance the harmonic cancellation ability of the H-
DCES, three approaches can be taken, namely, (a) increasing
C1 and C2 to reduce the radius (‖vth‖) of the circle at the
expense of increasing the component size, (b) increasing VB
to enhance the permissible operating range at the expense of
increasing the voltage stress and (c) ensuring
Dp +Dn
2
= 0.5 (15)
so that dmu = dml. Compared with the other two, method (c)
is the most cost-effective.
III. DETERMINATION OF THE MINIMUM CAPACITANCE FOR
HARMONIC STORAGE
In the steady-state operation of voltage regulation, (5) can
be rewritten as
VMC ≈ (DP −DN )VB (16)
Combining (12a), (15) and (16) leads to
VTH = VMO +
VB − VMC
2
(17)
According to (11) and (17), the maximum amplitude of vth
can be calculated using
max(‖vth‖) = min(VTH − VMO, VMO + VB − VTH)
= min(
VB − VMC
2
,
VB + VMC
2
)
(18)
In the simultaneous operation of DC voltage regulation and
harmonic cancellation, (19) can be used to calculate Vth by
combining (13) and (17).
Vth = VTH + vth
= VMO +
VB − VMC
2
+ max(‖vth‖) sin(ωt+ ϕ)
(19)
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(d) Energy of C1 and C2 in load
boosting (VMC = −VF ) operation.
Fig. 5. Voltage and energy waveforms of C1 and C2 in the simultaneous
operation of voltage regulation and harmonic cancellation. (VF indicates the
maximum absolute DC offset of VMC .)
By denoting VF as the maximum absolute DC offset of
VMC (|VMC | ≤ VF ) and V nomco as the nominal voltage
of NCL, Vco can be fluctuating between V nomco − VF and
V nomco + VF . Fig. 5 shows the maximum voltage and energy
waveforms of C1 and C2 in the simultaneous operations of
DC voltage regulation and harmonic cancellation. The stored
harmonic ripple energy of C1 and C2 can be calculated using{
Eth =
C1
2
(V 2th − V
2
TH)
Ebh =
C2
2
[(Vth − VB)
2 − (VTH − VB)
2]
(20)
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By letting C1 = C2 = C, Eth and Ebh can be plotted as shown
in Fig. 5(b) and 5(d). By comparing Fig. 5(b) and 5(d), the
stored harmonic energy in the operation of load shedding (volt-
age boosting) is smaller than the case of load boosting (voltage
suppression) operation. This is because the DC voltage of the
capacitors are higher during load boosting condition. Thus,
the design of harmonic power storage capacitance should at
least satisfy the simultaneous operations of load shedding and
harmonic cancellation.
The harmonic power is defined as
ph = P
max
H sin(ωt) (21)
where PmaxH is the amplitude of the harmonic power. There-
fore,
max (
∫
phdt) = max (Eth + Ebh)∫ pi
ω
0
phdt = max (Eth + Ebh)
2PmaxH
ω
= max
[
Cv2th + C(2VTH − VB)vth
]
(22)
By combining (19) with (22),
C =
2PmaxH
ω [max2(‖vth‖) + (2VMO − VMC)max(‖vth‖)]
(23)
When VMC > 0, (18) becomes
max(‖vth‖) =
VB − VMC
2
(24)
Since VMC ≤ VF and that VMO will be regulated at Vref , the
minimum capacitance for harmonic storage can be derived by
combining (23) and (24) to give
Cmin =
8PmaxH
ω(VB − VF )(4Vref + VB − 3VF )
(25)
and the corresponding maximum capacitor current imaxc can
be derived as
imaxc =
√
phωCmin
= 2PmaxH
√
2
(VB − VF )(4Vref + VB − 3VF )
(26)
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Fig. 6. Illustration of required harmonic power storage capacitance C and
Cmin against the variation of VF and VB . (PmaxH = 30 W, ω = 200pi rad/s
and Vref = 48 V)
Based on (18) and (23), Fig. 6 can be plotted to illustrate
the change of the required capacitance for harmonic storage
against the variation of VF and VB when the H-DCES is
operated to absorb a harmonic power of ph = 30 sin(200pit)
W in a 48 V DC grid. As shown in Fig. 6, when VMC = 0
V, the required C is minimum. Besides, it is confirmed that
the required C for load shedding condition (VMC > 0) is
larger than that of the load boosting condition with the same
‖VF ‖. In addition, Fig. 6 can reflect the tendency of the
minimum capacitance Cmin with respect to the change of
‖VF ‖ in 48 V DC grids. Cmin increases with the increase
of ‖VF ‖. This means that a wider voltage manipulation range
of NCL will lead to an increase in the harmonic storage
capacitance. Comparing different traces in Fig. 6, it can be
concluded that Cmin decreases as VB increases. Therefore, a
higher battery voltage can lead to a reduction in the harmonic
storage capacitance.
IV. DESIGN OF THE POWER DECOUPLING CONTROLLER
The block diagram of the complete H-DCES system is
shown in Fig. 7. The controller of H-DCES consists of a
harmonic cancellation control loop and a DC voltage regu-
lation control loop. Only the mains voltage is sensed and fed
back for control. The DC mains voltage error will contain a
DC component VE and an AC component ve. They are fed
to the corresponding compensators, respectively. The transfer
functions used to describe the circuit of H-DCES are given in
(27). The transfer functions of the system impedance Zsys and
current disturbance Idis are treated as unknown parameters.
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Fig. 7. The block diagram of the H-DCES integrated DC microgrid with
the power decoupling controller.


T1 = −
(C1 + C2)VBs
Lh(C1 + C2)s2 + (C1 + C2)rhs+ 1
T2 =
(C1 + C2)s
Lh(C1 + C2)s2 + (C1 + C2)rhs+ 1
T3 =
1
Lh(C1 + C2)s2 + (C1 + C2)rhs+ 1
T4 = −
RNCVB
LNCC3RNCs2 + (C3RNCrNC + LNC)s+RNC
T5 =
LNCs+ rNC
LNCC3RNCs2 + (C3RNCrNC + LNC)s+RNC(27)
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A. Control Loop for Harmonic Cancellation
To achieve harmonic cancellation, the voltage error Ve is
fed to a first-order high-pass filter GHPF , which has a transfer
function of
GHPF =
s
s+ 2pifHPF
. (28)
where fHPF is the cut-off frequency of the high-pass filter.
The filtered ve is fed to the harmonic compensatorGPR, which
has a transfer function of
GPR = KP +
n∑
i=1
2KRiωCis
s2 + 2ωCis+ ω2i
. (29)
GPR is essentially a quasi-proportional-resonant (quasi-PR)
controller. By setting the resonant frequency ωi at the fre-
quency of the unwanted harmonics, the H-DCES will be
controlled to have a near-zero impedance at the harmonic
frequency and the harmonic current will be diverted to the
ground through the H-DCES. The resonant gain KRi should
be sufficiently large to ensure a high gain at the harmonic
frequency. The bandwidth at the resonant point is determined
by ωCi
2pi
. The ve to vmo open-loop transfer function for the
harmonic cancellation operation can be derived as
lHF (s) = −T1GPRGHPFZsys (30)
To place dp in the middle of the modulation range, the AC
modulation index dp is added by 0.5 according to (15). In
such a way, dmu = dml.
B. Control Loop for Voltage Regulation
For voltage regulation, Ve is sent to GLPF to remove the
harmonic component ve. GLPF is essentially a first-order low-
pass filter, which can be expressed as
GLPF =
1
1 +
s
2pifLPF
. (31)
where fLPF is the cut-off frequency of the low-pass filter.
To separate the frequency bands of the two controllers, the
specification of fLPF , fHPF and ωi must satisfy
fLPF ≤ fHPF < min(
ωi
2pi
). (32)
The DC voltage error VE will be fed to a PI controller GPI
to generate the DC modulation signal ∆d/2. ∆d/2 is added
to the output of the harmonic cancellation loop to generate the
duty ratio of bridge branch p. Since the duty ratio of bridge
branch n Dn have the same AC fluctuation as that of Dp, the
net difference between Dp and Dn can be used to modulate
VMC of H-DCES to be a DC voltage. This DC voltage can
be varied to change the power of NCL in order to regulate the
DC voltage fluctuation at PCC. The VE to VMO open-loop
transfer function for voltage regulation can be given as
lLB(s) = −
T4GPIGLPFZsys
RNC
(33)
Based on the system parameters shown in Table III, the
control parameters are configured as shown in Table II. Here,
ωi is set to be 200pi rad/s to make GPR resonate at 100 Hz.
TABLE II
CONTROL PARAMETERS
Description Parameter Value
Cut-off frequency of GHPF fHPF 20 Hz
Cut-off frequency of GLPF fLPF 20 Hz
Resonant angular frequency of GPR ωi 200pi rad/s
Proportional gain of GPR KP 5 V/V
Resonant gain of GPR KRi 100 V/V
Bandwidth of GPR ωCi 7 rad
Resonant angular frequency of GPR ωi 200pi rad/s
Proportional gain of GPI P 1 V/V
Integral gain of GPI I 80 V/V
ωCi is set to be 7 to have a nearly 1 Hz’s bandwidth at the
harmonic frequency. Both fHPF and fLPF are configured
at 20 Hz to separate the operating frequency of harmonic
cancellation and DC voltage regulation. The corresponding
Bode plots are shown in Fig. 8. As illustrated, the operating
frequency band of lLB and lHF are separated. lLB has a high
gain at DC region and a low gain at 100 Hz, while lHF (s)
has a high gain at the 100 Hz and a low gain at DC region.
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Fig. 8. Bode plots of lHF (s) and lLB(s).
V. EXPERIMENTAL AND SIMULATION RESULTS
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Fig. 9. The experiment setups of a 48 V DC microgrid integrated with (a)
the proposed H-DCES, (b) series ES and (c) shunt ES.
The experiment setups of 48 V DC microgrids are shown
in Fig. 9. The circuit schematic of the proposed H-DCES
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is shown in Fig. 2(a). The specifications of the hardware
implementations shown in Fig. 2(a) and 9 are listed in Table
III. As shown in Fig. 9, a single-phase inverter supplying
a resistive load RAC is set up to generate a double-line
frequency harmonics (100 Hz) at PCC. The voltage of the
DC source VG is controlled to emulate an unstable DC mains
voltage caused by intermittent renewable generations. The H-
DCES, series ES, and shunt ES are controlled by a digital
signal processor (DSP) TMS320F28069.
The first experiment verifies the concurrent and decoupled
operations of the H-DCES in performing DC voltage reg-
ulation and harmonic cancellation. The second experiment
examines the function of H-DCES in reducing the harmonic
current in battery. The third experiment illustrates the transient
responses of the H-DCES with respect to step changes of
DC supply voltage. One simulation is conducted to demon-
strate that the H-DCES requires a smaller storage capacity
as compared to the other two counterparts (series ES and
shunt ES) in achieving the same amount of voltage regulation.
All experimental and simulation results of the AC signals are
recorded in peak-to-peak values unless otherwise specified.
TABLE III
SPECIFICATIONS OF EXPERIMENTAL SETUP
Description Parameter Value
Bus reference voltage Vref 48 V
IGBT switches S1,2,3,4 30N60A4D
Filtering capacitor C3 31 µF
Harmonic storage capacitor C1, 2 150 µF
Harmonic filtering inductor Lh 500 µH
NCL filtering inductor LNC 3.3 mH
NCL RNC 23.2 Ω
CL RC 23.1 Ω
AC load RAC 12.2 Ω
AC load voltage VAC (RMS) 23 V
DC bus capacitance CDC 30 µF
Distribution line impedance RL 0.8 Ω
Battery voltage VB 49.2 V
Switching frequency fsw 20 kHz
DSP controller TMS320F28069
Remote DC source Chroma 62020H-150S
A. Decoupled Operation of Voltage Regulation and Harmonic
Cancellation
In this experiment, VG is set at 52.14 V. The experiment
is conducted in a sequence of i) the control of H-DCES is
not activated, ii) H-DCES is activated to perform only the DC
voltage regulation, iii) H-DCES is activated to perform only
harmonic cancellation, and iv) H-DCES is activated to perform
both functions. The corresponding experimental results are
given in Fig. 10(a) to 10(d), respectively.
In the uncompensated system, the mains voltage Vmo (or-
ange trace in Fig. 10(a)) comprises a base DC voltage (VMO)
of 47.5 V and a double-line-frequency voltage ripple (vmo) of
3.3 V. Dp and Dn are set at 0.5. VTH = 74.37 V, which is
very close to the theoretical calculation (71.74 V) from (12a).
Meanwhile, both vth and vbh have a small AC ripple of around
2 V. Therefore, the harmonic power is not fully buffered by
C1 and C2.
In the second stage, after the voltage regulation control
loop is activated, the H-DCES generates a DC compensation
V
th
(10 V/div)
V
bh
(10 V/div)
V
mc 
(1 V/div)
V
mo 
(2 V/div)
V
mc 
(20 V/div)
V
MO
: 47.5 V
v
mo
: 3.3 V
V
MC
: ?150 mV
v
mc
: 1.5 V
V
TH
: 74.37V
v
th
: 2 V
V
BH
: 23.72 V
v
bh
: 2 V
V
bh
(2 V/div)
V
th
(2 V/div)
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(d) Both PI and PR control are activated.
Fig. 10. Experiment waveforms of the H-DCES performing voltage reg-
ulation and harmonic filtering with and without activating the PI and PR
controllers.
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voltage of 9.65 V (VMC , left green trace in Fig. 10(b)), and
the bus voltage VMO is restored to 47.9 V (Orange trace in
Fig. 10(b)). Comparing the DC voltage of C1 (VTH ) in Fig.
10(a) with that of Fig. 10(b), VTH is decreased by 4.02 V,
which is around half of VMC (9.65 V). Therefore, according
to (12a), DpVB is increased by half of VMC and DnVB is
decreased by half of VMC . The modulation of VMC is evenly
distributed in Dp and Dn.
In the third stage, with the harmonic cancellation control
loop (PR controller) turned on, the ripples in the mains voltage
are effectively removed (Vmo, orange trace in Fig. 10(c)).
VMC , VTH and VBH are almost the same with that of Fig.
10(a). The AC voltages of C1 and C2 (vth and vbh) are 15.4 V.
With the ripple power being stored in C1 and C2, the harmonic
ripples are suppressed (vmo = 450 mV). Without the DC
voltage regulation control activated, the DC component of the
bus voltage is not regulated to the reference (VMO = 47.54
V). Comparing vmc in Fig. 10(a) with that in Fig. 10(c), it
can be seen that a small amount of AC voltage (2.5 V) appear
at Vmc. This is caused by the parasitic ESR and inductance
along loop mpn as shown in Fig. 2(a).
In the last stage, as shown in Fig. 10(d), when both the
PI and PR controller are activated, the voltage ripples are
eliminated (vmo = 440 mV) and the bus voltage is restored to
the reference (VMO = 48 V). Comparing Fig. 10(b), 10(c)
and 10(d), it can be concluded that the operations of DC
voltage regulation and harmonic cancellation for the proposed
H-DCES are fully decoupled. vth and vbh only affect the
operation of harmonic cancellation, while VMC , VTH and
VBH only affect the operation of the DC voltage regulation.
B. Reduction of Harmonic Current in Battery
In this experiment, a comparison study is conducted to
demonstrate the advantage of H-DCES over other two coun-
terparts (series ES and shunt ES) in reducing the harmonic
currents in battery. VG is set at 52.7 V and the inverter is
generating 2.6 V 100 Hz voltage ripples at the DC bus. C1
and C2 are set to be 50 µF. The series ES, shunt ES and H-
DCES are individually activated to regulate the bus voltage to
48 V. The measured experimental results are recorded in Fig.
11(a) to 11(c). Here, Itb refers to the current flowing through
the battery from the anode to the cathode.
As shown in Fig. 11(a), the series ES generates an AC
compensation voltage vmc = 44.4 V to make the NCL current
contain an AC component, so that the harmonic power can be
dissipated on NCL. The battery of the series ES processes
a pulsating current as indicated by the blue trace shown in
Fig. 11(a). The results of fast fourier transformation (FFT)
analysis shows that the battery current contains a 622 mA
(around 1.76 A peak-to-peak), 100 Hz AC component. This
pulsating battery current can cause a detrimental effect on the
battery lifetime.
As shown in Fig. 11(b), with the shunt ES activated, the
shunt ES is absorbing a DC current of 180 mA and a 100
Hz AC current of 1.75 A (green trace). From the frequency
spectrum graph of Itb shown in Fig. 11(b), the battery is
absorbing an AC current of 458 mA in RMS. Still, the filtered
harmonic current will flow into the battery.
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(c) H-DCES is activated.
Fig. 11. Experiment waveforms of series ES, shunt ES and the proposed
H-DCES performing the operation of harmonic cancellation.
From the results given in Fig. 11(c), it can be observed
that the AC current drawn by H-DCES (ism) is identical
to the current (iho) flowing through the inductor Lh. This
indicates that the H-DCES directs the harmonic current to
flow straightly to the ground without entering the battery.
The frequency spectrum of battery current itb shown by
purple trace in Fig. 11(c) further demonstrates the effective
attenuation of harmonics in battery current. The maximum AC
ripple is 93 mA at 200 Hz in RMS and the 100 Hz harmonic
current is even lower than 40 mA in RMS.
The experimental data is summarized and compared as
shown in Table. IV. In achieving the same DC voltage and
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TABLE IV
COMPARISONS OF PERFORMANCES
Description Series ES Shunt ES H-DCES
Voltage ripple 71.2 mV 78 mV 71.4 mV
DC regulation error 40 mV 0 mV 70 mV
100 Hz RMS component of itb 622 mA 458 mA 38 mA
200 Hz RMS component of itb 140 mA 50 mA 93 mA
harmonic regulation, the H-DCES will have much smaller
harmonics in battery current. Thus, it shows a strong potency
in reducing the harmonic current in battery.
C. Dynamic Response of the H-DCES
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(b) VG steps down from 52.67 V to 53.53 V.
Fig. 12. Transient responses of H-DCES with respect to step changes of
VG.
In this experiment, the H-DCES is activated to perform both
the DC voltage regulation and harmonic cancellation. The DC
supply voltage is initially set to be 52.67 V and DC component
of the bus voltage VMO is 48 V. Meanwhile, both Vth and Vbh
have an AC voltage of 15.1 V. The 100 Hz harmonic voltage
at the DC bus is tamed to be less than 1 V. As shown in
Fig. 12(a), when DC supply voltage VG is stepped down from
52.67 V to 51.82 V, an undershoot of 625 mV occurs on Vmo.
After a settling time of 120 ms, Vmc rises to be 18.5 V and
Vmo is regulated to 48 V. As shown in Fig. 12(b), when VG is
stepped up from 52.67 V to 53.53 V, an overshoot of 650 mV
occurs on Vmo. Vmc falls to be −19.75 V with a settling time
of 126 ms. As can be seen from Fig. 12, during the transient
responses of the two cases, the harmonic filtering operation is
not affected due to the separation of the frequency bands of
the two controllers.
D. Reduction of Storage Capacity
The system schematics of the simulated 380 V DC micro-
grids are shown in Fig. 9 and the corresponding specifications
are listed in Table V. The supply voltage is programmed to
fluctuate randomly between 418.7 V and 426.3 V for a period
of 10 seconds. A 6 kW single-phase inverter is set up to further
destabilize the grid by consuming a pulsating DC power. The
series ES, shunt ES, and proposed H-DCES are implemented
individually to regulate the bus voltage to 380 V.
TABLE V
SPECIFICATIONS OF EXPERIMENTAL SETUP
Description Parameter Value
Bus reference voltage Vref 380 V
Filtering capacitor C3 100 µF
Harmonic storage capacitor C1, 2 200 µF
Harmonic filtering inductor Lh 500 µH
NCL filtering inductor LNC 3.3 mH
NCL RNC 24 Ω
CL RC 24 Ω
AC load RAC 8 Ω
AC load voltage VAC (RMS) 220 V
DC bus capacitance CDC 300 µF
Distribution line impedance RL 0.9 Ω
Switching frequency fsw 20 kHz
Remote DC source VG 418.7 V∼ 426.3 V
The measurements in Fig. 13(a) show the uncompensated
mains voltage which has a variation from 376.3 V to 383.1
V and a 100 Hz AC fluctuation of 30 V (peak-to-peak). The
results in Fig. 13(b) indicates that the series ES, shunt ES and
H-DCES are capable of regulating the unstable mains voltage
to 380 V.
The comparison of battery storage capacity among the series
ES, shunt ES and H-DCES can be observed from Fig. 13(c)
to 13(d). The series ES requires the largest storage capacity.
As shown in Fig. 13(c), to properly address the issues of DC
voltage fluctuation and harmonic contamination at PCC, the
series ES has to continuously deliver energy to make the NCL
consume the ripple power. Thus, a 50 kJ storage capacity
is necessary to support the reliable operation of the series
ES. This capacity requirement is 25 times larger than that
required by shunt ES and H-DCES in achieving the same
compensation outcome. The results shown in Fig. 13(d) further
indicate that H-DCES requires even less storage capacity than
a shunt ES does. The reason of this capacity reduction is
that unlike shunt-ES that depends on the battery as the only
source to process active power, the H-DCES can make use of
both the adaptive NCL and battery to form a combined power
processing mechanism.
VI. CONCLUSIONS
In this paper, a hybrid-DCES is proposed for the voltage
regulation in DC grids. It synthesizes the advantages of both
types of DCES: (i) it can realize simultaneous operations
of DC voltage regulation and harmonic cancellation, (ii) it
can reduce the required storage capacity through the active
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Fig. 13. Simulation waveforms of series ES, shunt ES and the H-DCES
performing the voltage regulation and harmonic cancellation.
interaction with the NCL. Beside, the hybrid-DCES can de-
couple the operations of the two functionalities, which leads
to a reduction of battery pulsating current. This will lead
to an extended battery lifetime. Although an extra harmonic
filtering inductor is required to form an alternative path for
the harmonic current, it is still cost-effective and practical
to be implemented. Hence, the proposed H-DCES can be an
effective technology for the voltage regulation in DC grids.
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